

## Effect of Gate Length on the DC and RF Performance of GaN HEMT Devices

Ahmet Toprak<sup>1</sup>, Ozlem A. Sen<sup>1</sup>, Ekmel Ozbay<sup>1,2,3</sup>

<sup>1</sup>Nanotechnology Research Center-NANOTAM, Bilkent University, 06800 Ankara, TURKEY

<sup>2</sup>Department of Electrical and Electronics Engineering, Bilkent University, 06800 Ankara, TURKEY

<sup>3</sup>Department of Physics, Bilkent University, 06800 Ankara, TURKEY

**ABSTRACT:** In this work, we report GaN high-electron-mobility-transistors (HEMTs) on SiC with gate lengths of various dimensions for optimum performance. 125  $\mu\text{m}$  gate width, 4  $\mu\text{m}$  drain source spacing AlGaIn/GaN HEMTs with gate lengths of 0.3, 0.6, 0.8, and 1.0  $\mu\text{m}$  were fabricated. For devices with the gate lengths in the range of 0.3-0.8  $\mu\text{m}$ , with an increase in gate length, the output power density ( $P_{out}$ ) at 4 GHz is increased from 1W/mm to 1.5W/mm, although the  $I_{ds,max}$ ,  $g_m$ ,  $f_t$  and  $f_{max}$  values are decreased in acceptable limits. The great enhancement in  $P_{out}$  with the increase in the gate length is due to fact that the increase in gate length affects the controllability of the electric field under the channel; hence the peak value of the electric field under gate contact decreases and the electric field variation under the gate contacts is smoother. For the device with the gate length of 1.0  $\mu\text{m}$   $I_{ds,max}$ ,  $g_m$  values are almost the same as the values with the gate length of 0.8  $\mu\text{m}$ , but  $P_{out}$  is decreased, since with this gate length the increase in parasitic capacitances is more effective and this limits the improvement due to the gate length increase.

**Keywords** -GaN HEMT, Gate length, RF power applications, coplanar waveguide, and power amplifiers.

### I. INTRODUCTION

AlGaIn/GaN high-electron-mobility-transistor (HEMT) devices are of great interest for high power, high frequency, high temperature and low noise radio frequency (RF) applications due to their high breakdown electric field, high breakdown voltage, high saturation velocity and high thermal conductivity<sup>[1-3]</sup>. In addition, AlGaIn/GaN HEMTs include high conduction band offset and high piezoelectricity resulting in high current density and high power density compared to GaAs and InP based HEMTs<sup>[4,5]</sup>.

In this work, a systematic study of the effect of the gate length on small signal gain, output power, efficiency and cut off frequency is presented. GaN-HEMTs are fabricated with different gate lengths. Increasing the gate length helps control the electric field under the channel that is caused by gate contact. Thus, it decreases the peak electric field value and the electric field distribution is smoothed under the gate contact, resulting in the improvement of the breakdown voltage and the output power performance of the HEMT. The benefit is due to the reduced high-field trapping effect resulting in the prevention of electron emission and electron trapping. As a result, the increase of the gate length helps the reduction of the current collapse effect of the HEMTs. In addition to output power performance, increasing the gate length also has an impact on the noise performance of HEMTs.

The schematic and layout of the designed HEMT is given in Fig. 1 and in Fig. 2. In Fig. 1,  $L_{gs}$  is 0.6  $\mu\text{m}$  and four different gate lengths are designed as 0.3, 0.6, 0.8 and 1.0  $\mu\text{m}$ . The thickness of the  $\text{Si}_3\text{N}_4$  dielectric passivation layer is 300 nm. The measured HEMT devices have six fingers and the average gate-to-gate distance is 60  $\mu\text{m}$  (Fig. 2).




Fig.1. Schematic of an AlGaIn/GaN HEMT structure.




Fig. 2. Layout of an AlGaIn/GaN HEMT structure.

## II. DEVICE REALIZATION

An AlGaIn/GaN HEMT epitaxial structure was grown on a semi-insulating SiC substrate by metal organic chemical vapor deposition<sup>[6-8]</sup>. The epilayer consists of a 15 nm AlN nucleation layer, 2 μm undoped GaN buffer layer, approximately 1.5 nm AlN interlayer, 20 nm undoped Al<sub>0.22</sub>Ga<sub>0.78</sub>N layer and a 2 nm GaN cap layer on the top of the structure. The Hall mobility was 1384 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> whereas the sheet carrier concentration was 1.51×10<sup>13</sup> cm<sup>-2</sup>.

The fabrication process flow diagram of the HEMTs is shown in Fig. 3<sup>[9-12]</sup>.




Fig. 3. Flow chart of the GaN HEMT fabrication process.

Mesa etching was performed with ICP-RIE with a Cl<sub>2</sub>/BCl<sub>3</sub>/Ar gas mixture. Ohmic contacts were formed by evaporated Ti/Al/Ni/Au (12 nm/120 nm/35 nm/65 nm) metals by the e-beam evaporation method and annealing them in nitrogen ambient at 850 °C for 30 s. Ohmic contact resistance was 0.12 Ω-mm and the sheet resistance was 508 Ω-□<sup>-1</sup> measured by using the transfer length measurement (TLM) patterns. Ni/Au (50 nm/300 nm) was deposited for gate contacts. The devices were passivated with a 300 nm-thick Si<sub>3</sub>N<sub>4</sub> layer grown by plasma-enhanced chemical vapor deposition. After the passivation, the openings, where the interconnect metal will be deposited on, were formed by means of the dry etching of ICP-RIE with CHF<sub>3</sub> gas. The airbridge post structures were constituted for preventing any case of the short circuit of the metals by functioning as a jumper. Finally, a relatively thick Ti/Au metal stack with e-beam evaporation was deposited as an interconnection on the sample, and then the fabrication process was completed with this last step. Figure 4 shows a 6×125 μm wide device's optical microscope image and Figure 5 shows the SEM images of the gates with L<sub>g</sub>= 0.3, 0.6, 0.8, and 1.0 μm.




Fig. 4 Optical microscope image of fabricated 6×125μm HEMT.




Fig. 5. SEM images of gates with an (A) 0.3 μm, (B) 0.6 μm, (C) 0.8 μm, (D) 1.0 μm gate length ( $L_g$ ).

### III. RESULTS AND DISCUSSIONS

DC on wafer measurements were performed using an Agilent B1500A semiconductor device parameter analyzer. For DC IV characterization, the gates were biased from -6V to 1V in a step of 1 V, and the drain current-voltage ( $I_{ds}$ - $V_{ds}$ ) characteristics were measured for a 6×125 μm AlGaIn/GaN HEMT with  $L_g = 0.3, 0.6, 0.8,$  and 1.0 μm (Fig. 6). It can easily be seen that all of the devices have good pinch off characteristics and the devices completely pinch off at  $V_{gs} = -5V$ .




Fig. 6. Drain current-voltage ( $I_{ds}$ - $V_{ds}$ ) characteristics of a 6×125 μm AlGaIn/GaN HEMT with  $L_g = 0.3, 0.6, 0.8,$  and 1.0 μm. The gate bias was swept from +1V to -6 V in a step of -1 V.

The extrinsic transconductance ( $g_m$ ) for all the devices was also measured. Fig. 7 shows the transconductance ( $g_m-V_{ds}$ ) characteristics of  $6 \times 125 \mu\text{m}$  AlGaIn/GaN HEMT with  $L_g = 0.3, 0.6, 0.8,$  and  $1.0 \mu\text{m}$ . It is seen that the maximum value of  $g_m$  is above  $250 \text{ mS/mm}$  for all the devices.

The change in the  $I_{ds, \text{max}}$  and  $g_m$  values as a function of the gate length is given in Figs. 8 and 9, respectively. As can be seen in Figs. 8 and 9,  $I_{ds, \text{max}}$  and  $g_m$  are decreased with the increase in  $L_g$  from  $0.3$  to  $0.8 \mu\text{m}$ . A maximum  $I_{ds, \text{max}}$  of  $960 \text{ mA/mm}$  was obtained for the shortest gate length, i.e.,  $L_g = 0.3 \mu\text{m}$ , and a minimum  $I_{ds, \text{max}}$  of  $852 \text{ mA/mm}$  was obtained for  $L_g = 0.8 \mu\text{m}$ . A maximum  $g_m$  of  $236 \text{ mS/mm}$  was obtained for the shortest gate length, i.e.,  $L_g = 0.3 \mu\text{m}$ , and a minimum  $g_m$  of  $203 \text{ mS/mm}$  was obtained for  $L_g = 0.8 \mu\text{m}$ .  $I_{ds, \text{max}}$  and  $g_m$  were not changed with the increase of  $L_g$  from  $0.8 \mu\text{m}$  to  $1.0 \mu\text{m}$ . The maximum current density of  $852 \text{ mA/mm}$  and the extrinsic transconductance of  $203 \text{ mS/mm}$  was obtained for both  $L_g = 0.8 \mu\text{m}$  and  $L_g = 1.0 \mu\text{m}$ .




Fig. 7. Transconductance ( $g_m-V_{gs}$ ) characteristics of a  $6 \times 125 \mu\text{m}$  AlGaIn/GaN HEMT with  $L_g = 0.3, 0.6, 0.8,$  and  $1.0 \mu\text{m}$ . The gate bias was swept from  $-6$  to  $1 \text{ V}$  in a step of  $1 \text{ V}$ .




Fig. 8. The change of  $I_{ds, \text{max}}$  as a function of the gate length.




Fig. 9. The change in  $g_m$  as a function of the gate length.

According to these results, it can be said that when the gate length increases up to an optimum point, this increase helps the controllability of the electric field under the channel caused by the gate contact. Thus, it decreases the peak value of the electric field and improves the smoothness of the electric field under the gate contact. Due to this effect, the movement of electrons along the 2DEG channel is more difficult and this results in the decrease in maximum current density and the extrinsic transconductance. There is no change in the maximum current density and the extrinsic transconductance when the increase of the gate length is over the optimum point, because over the optimum gate length, the electric field under the channel caused by gate contact does not change any more.

On-wafer radio frequency (RF) measurements were carried out using a Cascade Microtech Probe and an Agilent E8361A PNA in the 1–20 GHz range. The change of the unity current gain cut off frequency,  $f_t$  and the maximum oscillation frequency,  $f_{max}$  as a function of  $L_g$  is shown in Figs. 10 and 11, respectively.




Fig. 10. The change of unity current gain cut off frequency ( $f_t$ ) as a function of the gate length.




Fig. 11. The change of the maximum oscillation frequency ( $f_{max}$ ) as a function of the gate length.

The unity current gain cut off frequency ( $f_t$ ) and the maximum oscillation frequency ( $f_{max}$ ) were decreased with the increase in  $L_g$  due to the increasing capacitive effects as expected<sup>[13,14]</sup>. A unity current gain cut off frequency ( $f_t$ ) of 36 GHz and maximum oscillation frequency ( $f_{max}$ ) of 48 GHz were obtained for  $L_g = 0.3 \mu\text{m}$  and a minimum unity current gain cut off frequency ( $f_t$ ) of 9.5 GHz and maximum oscillation frequency ( $f_{max}$ ) of 30 GHz were obtained for the  $L_g = 1.0 \mu\text{m}$ .

A large signal load pull measurement was carried out using a Maury Microwave automated load pull system at 4 GHz to obtain output power performance. The data were taken on-wafer at room temperature without any thermal management. All the HEMTs were measured at a drain bias of 30 V, and the output powers were obtained at 2dB gain compression. A summary of the output power values obtained as a function of the gate length is shown in Fig. 12. The output power was increased when  $L_g$  was increased from 0.3 to 0.8  $\mu\text{m}$ . A maximum output power of 1461 mW/mm was obtained for  $L_g = 0.8 \mu\text{m}$  and a minimum output power density of 1012 mW/mm was obtained for  $L_g = 0.3 \mu\text{m}$ .




Fig. 7. Summary of output power as a function of the gate length. The devices were biased at  $V_{ds} = 30$  V,  $V_{gs} = -2.9$  V and 4 GHz.

The output power density of HEMTs was decreased when  $L_g$  is above  $0.8 \mu\text{m}$ . Up to the optimum value of the gate length, the increase in gate length smoothens the electric field under the gate contact and decreases the electron emission and electron trapping. As a result it helps the reduction of the current collapse and increases the output power density of the HEMTs.  $L_g$  of  $0.8 \mu\text{m}$  is optimum for the HEMTs with  $4 \mu\text{m}$  drain-source spacing. When the gate length exceeds the optimum length, the electric field under the channel caused by gate contact does not change, but due to the decrease of  $L_{gd}$  (gate drain spacing), the increase in parasitic capacitances especially in gate drain capacitance,  $C_{gd}$  becomes effective and this limits the gain and output power performance of the HEMTs.

The DC, small signal, and large signal results are summarized in TABLE 1.

TABLE I. Summary Of The Results Of The AlGaIn/GaN HEMTs with Varying Gate Length.

$L_g$ ( $\mu\text{m}$ )	0.3	0.6	0.8	1.0
$g_{m,max}$ (mS/mm)	236	213	203	203
$I_{ds,max}$ (mA/mm)	960	903	852	852
$f_t$ (GHz)	36	17	12	9.5
$f_{max}$ (GHz)	48	37	33	30
Output Power (mW/mm) @2dB comp.	1012	1216	1461	1034

#### IV. CONCLUSION

A systematic study has been performed to investigate the effect of a gate length on the DC characteristics, small signal gain and large signal performance of GaN-channel HEMTs. For HEMTs with six fingers,  $125 \mu\text{m}$  gate width,  $4 \mu\text{m}$  drain-source spacing,  $300 \text{ nm}$ -thick  $\text{Si}_3\text{N}_4$  as a dielectric passivation layer, an optimum gate length was found to be  $0.8 \mu\text{m}$  for maximum RF output power performance. It was observed that the increase in the gate length from  $0.3 \mu\text{m}$  to the optimum gate length,  $0.8 \mu\text{m}$ , results in increase of controllability of the electric field under the channel caused by gate contact and decreases the leakage current. Thus it decreases the maximum current density and the extrinsic transconductance, but increases the RF output power density of HEMTs. When the gate length is over the optimum value of  $0.8 \mu\text{m}$ , the length between drain and gate contacts decreases below  $2.2 \mu\text{m}$ , the capacitive effects between the gate and drain begin to dominate and the output power density of HEMTs are decreased. In order to improve the power density performance further the drain-source spacing should be improved as a future work and then it may be possible to obtain larger gate lengths without any degradation in output power density values of HEMTs.

#### V. ACKNOWLEDGEMENTS

This work is supported by the projects DPT-HAMIT, DPT-FOTON, and NATO-SET-193 as well as TUBITAK under Project Nos.113E331, 109A015, and 109E301. One of the authors (E.O.) also acknowledges partial support from the Turkish Academy of Sciences. The authors would like to acknowledge Gokhan Kurt, Yildirim Durmus, Huseyin Cakmak, Pakize Demirel, Omer Cengiz, Orkun Arican, Sinan Osmanoglu, Dogan Yilmaz, Burak Turhan, Ayca Emen and Semih Cakmakyapan for valuable support.

## REFERENCES

- [1] S. J. Pearton, J. C. Zolper, R. J. Shul, F. Ren, *Journal of Applied Physics* 86, (1999)
- [2] S. T. Sheppard, K. Doverspike, W. L. Pribble, S. T. Allen, J. W. Palmour, L. T. Kehias, T. J. Jenkins, *IEEE Electron Device Lett* 20, 161 (1999).
- [3] W. Lu, J. Yang, M. A. Khan, I. Adesida, *IEEE Trans Electron Devices* 48, 586 (2001).
- [4] J. W. Johnson, A. G. Baca, R. D. Briggs, R. J. Shul, J. R. Wendt, C. Monier, F. Ren, S. J. Pearton, A. M. Dabiran, A. M. Wowchack, C. J. Polley, P. P Chow, *Solid-State Electronics* 45, 1979 (2001).
- [5] V. Kumar, A. Kuliev, R. Schwindt, M. Muir, G. Simin, J. Yang, M. A. Khan, I. Adesida, *Solid-State Electronics* 47 1577 (2003).
- [6] R. Tulek , E. Arslan, A. Bayraklı, S. Turhan, S. Gökden, Ö. Duygulu, A. A. Kaya, T. Firat, A. Teke, and E. Ozbay, *Thin Solid Films* 551, 146 (2014).
- [7] E. Arslan, S. Turan, S. Gökden, A. Teke, E. Ozbay, *Thin Solid Films* 548, 411 (2013).
- [8] S. Çörekçi, M. K. Öztürk, Hongbo Yu, M. Çakmak, S. Özçelik, and E. Ozbay, *Semiconductors* 47, 820 (2013).
- [9] O. Kelekci, P. T. Tasli, S. S. Cetin, M. Kasap, S. Ozcelik, and E. Ozbay, *Current Applied Physics* 12, 1600 (2012).
- [10] Kelekci, P. T. Tasli, H. Yu, M. Kasap, S. Ozcelik, and E. Ozbay, *Physica Status Solidi A* 209, 434 (2012).
- [11] X. L. Wang, C. M. Wang, G. X. Hu, J. X. Wang, T. S. Chen, G. Jiao, J. P. Li, Y. P. Zeng, J. M. Li, *Solid-State Electronics* 49, 1387 (2005).
- [12] W. Luo, X. Wang, H. Xiao, C. Wang, J. Ran, L. Guo, J. Li, H. Liu, Y. Chen, F. Yang, J. Li, *Microelectronics Journal* 39, 1108 (2008).
- [13] W. Dongfang, Y. Tingting, W. Ke, C. Xiaojuan, L. Xinyu, *Journal of Semiconductors* 31, (2010).
- [14] D. Liu, M. Hudait, Y. Lin, H. Kim, S. A. Ringel, W. Lu, *Solid-State Electronics* 51, 838 (2007).